Loren Data's SAM Daily™

fbodaily.com
Home Today's SAM Search Archives Numbered Notes CBD Archives Subscribe
FBO DAILY ISSUE OF FEBRUARY 18, 2011 FBO #3373
SOURCES SOUGHT

66 -- Design and produce prototype pixilated sensors

Notice Date
2/16/2011
 
Notice Type
Sources Sought
 
NAICS
334516 — Analytical Laboratory Instrument Manufacturing
 
Contracting Office
Department of Energy, National Security Technologies LLC (DOE Contractor), National Security Technologies LLC, PO Box 98521, Las Vegas, Nevada, 89193
 
ZIP Code
89193
 
Solicitation Number
224935-DL-11
 
Archive Date
3/9/2011
 
Point of Contact
Dorothy Livingston-Steel, Phone: 7022953716, Jeanette L Matthews, Phone: 702-295-2700
 
E-Mail Address
livingdb@nv.doe.gov, matthejl@nv.doe.gov
(livingdb@nv.doe.gov, matthejl@nv.doe.gov)
 
Small Business Set-Aside
N/A
 
Description
NSTec, a DOE Contractor to the United States Department of Energy, is seeking qualified and experienced sources to design and produce prototype pixilated sensors. This sources sought notice is for businesses, NAICS code 334516 capable of meeting the requirements to design a low resolution pixilated sensor. Requirements: Design a low resolution pixilated sensor array, optimize sensitivity and minimize noise. Pixels range 20 to 200 m m, array dimensions up to 100 x 100 (Possibly prototype a sub array). Target array area 3 mm square to minimize prototype fabrication cost. Plan for air cooled Thermal Electric Cooler (TEC) and room temperature operation. Consider hybrid sensor with a back-illuminated sensor array with a custom complementary metal oxide semiconductor (CMOS) readout. Consider back-thinning CMOS to achieve high quantum efficiency (QE) at target wavelengths. Target 100% fill factor. Target 95% peak QE at 540 nm. An alternate design may be considered to peak QE at 420 nm. Pixel binning will be utilized to adjust sensitivity; up to 32 x 32 or entire array if this is practical. Fast clock rate is not essential. Dark current should be minimized with design and operational considerations. Target exposure time range from 0.1 seconds to 10 seconds, possibly utilizing a non-destructive readout mode to lengthen exposure time while removing dark current. Digital signal output is preferred. Radiation sensitivity should be a consideration. Tasks include the following minimum criteria but are not all inclusive: •· Develop conceptual design for CMOS detector readout. •o Consider commercially available processing devices or custom application-specific integrated circuit (ASIC) •§ Discuss ASIC functions: (exposure time gating, charge integration, gain, pixel/signal binning, analog to digital...) - presentation of trade-offs and comparison of methods •o Consider wavelength optimization. - Report on work to date and summary of available options •o Consider operation and model. •§ Theory of operation •§ Calculated or simulated performance •· Provide modeled or predicted detector performance. •· Concept designs will be reviewed and accepted prior to fabrication of Prototypes. •· The optimal design will be determined in collaboration. •o To include packaging, footprint, signal interface document. •· Design will be performed at subcontractors' facility. •· Deliverables shall include: •o Conceptual design for two approaches. •§ Theory of operation. •§ Block diagrams. •§ Strategy to maximize signal to noise performance •· 1. Increase detection efficiency through back illumination. •· 2. Reduce dark noise through design, operating mode, and cooling. •o Predicted (modeled or calculated) performance report to describe: Pixel fill factor, frame rate if imaging mode, maximum count rate for photon counting modes, thermal noise, dark current vs. temperature. •o Prototype Solid State Photomultiplier (SSPM) devices •§ One sample nominal device with readout board. •§ Two developmental devices. **************************************************************** Interested and qualified offerors should send a response to the sources sought inquiry and point of contact no later than noon on February 22, 2011. Please submit a brief capability statement limited to 5 pages addressing the following: •o Project Plan describing a plan for project execution •o Demonstrated experience on similar projects by providing product catalog, or form of, or device performance report. This is not a solicitation for proposals and no contract will be awarded as a result of this notice. No reimbursement will be made for any costs associated with providing information in response to this synopsis or any follow-up information requests. The purpose of this notice is to gain knowledge of potentially qualified sources.
 
Web Link
FBO.gov Permalink
(https://www.fbo.gov/spg/DOE/BNC/BV/224935-DL-11/listing.html)
 
Place of Performance
Address: Las, Nevada, 89193, United States
Zip Code: 89193
 
Record
SN02381022-W 20110218/110216234037-e0fcf536d3e780172a78f334f8147749 (fbodaily.com)
 
Source
FedBizOpps Link to This Notice
(may not be valid after Archive Date)

FSG Index  |  This Issue's Index  |  Today's FBO Daily Index Page |
ECGrid: EDI VAN Interconnect ECGridOS: EDI Web Services Interconnect API Government Data Publications CBDDisk Subscribers
 Privacy Policy  Jenny in Wanderland!  © 1994-2024, Loren Data Corp.